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Abstract
A methodology to optimize handshake circuits is pre-
sented. The approach selects clusters of the initial hand-
shake network for which signals representing internal chan-
nels within a cluster are hidden. To guarantee asyn-
chronous implementability on the resulting cluster, state en-
coding is applied using modern structural techniques. The
theory of Petri nets is used to identify clusters for which
the structural techniques perform successfully. Finally logic
synthesis is employed for each reencoded cluster. The ap-
proach is integrated into the Balsa synthesis flow and may
represent a significant improvement with respect to the lo-
cal optimizations typically applied. Experimental results in
area and performance have been obtained to measure the
optimization on typical Balsa examples.
1. Introduction
Asynchronous circuits represent a robust alternative for
overcoming the problems of current and future technolo-
gies [14]. The nightmares of the synchronous paradigm like
power dissipation, clock distribution, EMI, worst case per-
formance among others are naturally avoided when one gets
rid of the clock [3].
However, asynchronous circuits appear seldom in cur-
rent technologies. The reason for this is simple: a cir-
cuit that lacks a global coordinator is difficult to design
and verify. In the last decades, theories, methodologies
and tools for the design and verification of asynchronous
circuits have appeared, but their scope have been mostly
academic. Moreover, these asynchronous paradigms tradi-
tionally have used as specification language formal mod-
els like automata or Petri Nets [20, 13, 10], which are not
well-suited as front-end for the design of large and complex
∗Supported by the Universitat Polite`cnica de Catalunya (predoctoral
scholarship UPC for investigation).
systems.
Hardware Description Languages (HDL) offer a simple
way to design circuits. Many nuisances of the design pro-
cess are hidden or automated, and allow the designer to have
a system-level view of the circuit. The complexities of asyn-
chronous circuit design can also be hidden by using an HDL
as a front-end. With this idea in mind, the asynchronous
community has provided some HDLs for the asynchronous
design [4, 11]. Typically those programming environments
transform the program, using a syntax-directed translation
of each primitive, into a netlist of handshake components.
Latterly each handshake component can be synthesized sep-
arately into an asynchronous circuit. Hence the size of the
resulting circuit is linear with respect to the size of the HDL
program. This can limit the use of current asynchronous
HDLs when area and/or performance is a key factor.
Logic synthesis achieves global optimizations that can
improve in orders of magnitude the local (peephole) opti-
mizations applied in asynchronous HDLs [9, 6]. In [8], a
back-end to incorporate logic synthesis into the Balsa sys-
tem was presented. The work showed the tangible improve-
ments that can be obtained by optimizing the netlists of
handshake circuits.
In this paper we provide a Petri net-based back-end to the
Balsa system, offering resynthesis capabilities that include
state encoding and logic synthesis of selected clusters of
handshake components. The approach can be considered
a follow-up of previous work [15, 17, 5, 8, 19], with the
differences listed below:
1. State-based methods are used in [17, 5, 8], thus suf-
fering from the state space explosion problem. Hence
their application is limited to small specifications. In
the work presented in this paper, modern structural
methods for state encoding and synthesis [6, 7] are em-
ployed, allowing large specifications to be handled.
2. Petri nets are used as intermidiate language, whereas
the underlying formalism in [8] for synthesis are burst-
mode machines, that impose limitations on modeling
1
the inherent concurrency of asynchronous systems.
3. A structural clustering approach guides the composi-
tion of handshake components, which are described by
labeled Petri nets, into clusters. Those clusters grow
as far as the induced Petri net composition of the se-
lected components belongs to a class for which struc-
tural methods perform well. A blind clustering is used
in the Petri net-based approaches [15, 17, 5], often de-
riving unrestricted clusters that synthesis methods can
not handle.
4. No change in the specification language is required:
the designer might benefit from the optimizations pro-
vided in this paper without even knowing that they are
applied. This differs from the approach in [19], where
a data-oriented Balsa language is presented to improve
the performance of Balsa specifications. The approach
presented in this paper is integrated in the Balsa syn-
thesis flow: resynthesized clusters are translated back
to Balsa implementation format.
The organization of the paper is the following: the basic
knowledge required for this paper is presented in Section 2.
Section 3 describes the overall design flow for synthesis and
optimization of Balsa systems. The structural clustering al-
gorithm is described in Section 4 and Section 5 describes
the clustering strategy for a Balsa example. Finally, a set
of experiments on typical Balsa examples is studied in Sec-
tion 6.
2. Basic Theory
A Petri Net (PN) is a 4-tuple, N = (P, T, F,m0), where
P is a finite set of places, T is a finite set of transitions,
F ⊆ (P ×T )∪ (T ×P ) is the flow relation and m0 ∈ N|P |
is the initial marking. Given a node x ∈ P ∪ T , the set
•x = {y|(y, x) ∈ F} is the preset of x and the set x• =
{y|(x, y) ∈ F} is the postset of x.
A marking assigns to each place a nonnegative integer.
If a marking assigns to place p a nonnegative integer k, we
say that p is marked with k tokens and we place k dots in
place p. A marking, denoted bym, is a |P |-vector where the
pth component, denoted by m(p), is the number of tokens
in place p.
A marking in a PN is changed according to the following
firing rule: a transition t is enabled if each input place p of
t is marked; an enabled transition may or may not fire; a
firing of an enabled transition t removes one token from
each input place p of t, and adds one token to each output
place p of t.
A marking mn is reachable from a marking m0 if there
is a sequence of firings σ = t1t2 . . . tn that transforms m0
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Figure 1. (Top) HC components and their
connection, (Bottom) STGs and their parallel
composition.
to mn, denoted by m0[σ〉mn. The set of all possible mark-
ings reachable from m0 is denoted by [m0〉. The reachabil-
ity graph can be obtained considering the set of reachable
markings as the set of states and the transitions among these
markings as the transitions between the states.
Four special PN classes [16] are of interest in this paper.
A PN N is a:
• Marked graph (MG) if ∀p ∈ P : |•p| = |p•| = 1.
• State machine (SM) if ∀t ∈ T : |•t| = |t•| = 1.
• Free-choice (FC) if ∀p1, p2 ∈ P : p•1 ∩ p•2 6= ∅
⇒ |p•
1
| = |p•
2
| = 1.
• Asymmetric Choice (AC) if ∀p1, p2 ∈ P : p•1 ∩ p•2 6= ∅
⇒ p•
1
⊆ p•
2
or p•
1
⊇ p•
2
.
Clearly, considering set inclusion as class inclusion, the fol-
lowing holds: MG, SM ⊂ FC ⊂ AC.
Given places p1 and p2, where p•1 ∩ p•2 6= ∅, FC is vio-
lated if |p•
1
| 6= 1 or |p•
2
| 6= 1 and AC is violated if p•
1
* p•
2
and p•
1
+ p•
2
. We will call these violations FC-violation and
AC-violation. If the class is a parameter C, we will simple
call C-violation.
2.1. Signal Transition Graphs
To model digital circuits, the events of a PN can be inter-
preted as signal changes. A Signal Transition Graph (STG)
is a triple G = (N,Σ,Λ), where N = (P, T, F,m0) is a
PN, Σ is a set of signals, partitioned into input, internal and
output signals, and Λ : T → Σ×{+,−}∪ {ǫ} is the label-
ing function which maps rising and falling signal transitions
to transitions in the PN. The symbol ǫ can be assigned to
any transition to denote a silent event in the system.
Definition 1 (Parallel Composition) Given STGs G1 and
G2, their parallel composition is denoted by G1||G2 =
((P||, T||, F||,m0||),Σ||,Λ||), where:
P|| = P1 × {∗} ∪ {∗} × P2
T|| = {(t1, t2) | t1 ∈ T1, t2 ∈ T2,
Λ1(t1) = Λ2(t2) ∈ Σ1 ∩ Σ2 × {+,−}}
∪{(t1, ∗) | t1 ∈ T1,Λ1(t1) /∈ Σ1 ∩ Σ2 × {+,−}}
∪{(∗, t2) | t2 ∈ T2,Λ2(t2) /∈ Σ1 ∩ Σ2 × {+,−}}
F|| = {((p1, p2), (t1, t2)) | (p1, t1) ∈ F1 or (p2, t2) ∈ F2}
∪{((t1, t2), (p1, p2)) | (t1, p1) ∈ F1 or (t2, p2) ∈ F2}
m0||((p1, p2)) = {
m01(p1) if p1 ∈ P1
m02(p2) if p2 ∈ P2
Σ|| = Σ1 ∪ Σ2
Λ||((t1, t2)) = {
Λ1(t1) if t1 ∈ T1
Λ2(t2) if t2 ∈ T2
Informally, the STG representing the parallel composi-
tion represents the joint behavior of the participating STGs.
Bottom of figure 1(c) shows the parallel composition of the
STGs in bottom of figures 1(a)-(b). The shared events are
depicted in transitions with grey background.
2.2. STG modeling of Handshake Control Circuits
Handshake Circuits are asynchronous circuits composed
of handshake components (HC) and channels. They are
obtained by a syntax-directed translation from a CSP-like
language like Tangram [4] or Balsa [11]. The handshake
components communicate through channels using a hand-
shake protocol. This protocol can be described with an
STG. In [12], STG characterizations of the more repre-
sentative control HCs in Balsa were presented, based on the
formal definition from [2]1. An example of such character-
ization can be found in Figure 1(a)-(b): the DecisionWait
and Concur HCs and the STGs modeling their behavior are
depicted. Along the paper, we will use the notationSTG(x)
to refer to the STG describing the protocol behavior of the
HC x.
The connection of a pair of HCs x and y through a
shared channel will be denoted Conn(x, y). The protocol
1Some of the components from [12] have been adapted to the improved
versions as described in [18].
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of this connection can also be described as an STG, and
corresponds to the parallel composition of the STGs for
x and y: STG(Conn(x, y)) = STG(x) || STG(y). Us-
ing iteratively the composition operator, one can build an
STG representing a cluster of HCs from a given handshake
circuit. Figure 1(c) shows a possible connection of the
DecisionWait and Concur HCs and the STG modelling
their connection behavior.
The class of asynchronous circuits that we focus in this
paper is Speed-Independent (SI) circuits, which operate
correctly regardless of the delays on their gates. The condi-
tions for a specification to be correctly implemented under
the SI model are [10]: boundedness, consistency, complete
state coding and persistency.
3. Logic Synthesis of Handshake Components
Given a specification in Balsa, the goal of this work is
to apply state reencoding and logic synthesis to (part of) it
in order to achieve global optimizations that can improve
significantly the quality of the resulting SI circuit. This
optimizations can not be attained when the syntax-directed
translation approach is applied to the initial specification.
Informally the approach proceeds as follows (see Fig-
ure 2): starting from the net of HCs derived from the Balsa
program, it iteratively selects clusters of components fol-
lowing a criteria. For a given cluster selected, it creates
the corresponding STG, then it hides all the signals corre-
sponding to internal channels and state signals. If internal
signals are hidden, the resulting STG may have encoding
conflicts that must be resolved before of applying logic syn-
thesis. Then state encoding and logic synthesis is applied
to this STG. For state encoding and synthesis, structural
methods [7, 6] are used. HCs not included in a cluster (data
HCs and control HCs not assigned to any cluster), are syn-
thesized by the Balsa synthesis flow.
The use of structural methods for the synthesis enables
the selection of large clusters (i.e. large STGs) that will
not be synthesized if state-based methods were used instead,
due to the state-space explosion problem. The possibility of
applying state reencoding and logic synthesis to large clus-
ters of HCs induces aggressive optimizations in the result-
ing circuits, as has been demonstrated in [8, 6]. However,
provided that structural methods in [7, 6] work with an ap-
proximation of the state space of the system, they can only
guarantee a solution when the STG is well-structured. The
main theoretical contribution of this work is to describe how
to select clusters in order to derive STGs belonging to PN
classes for which structural methods will succeed, and pro-
vide a methodology to automate this selection. The follow-
ing section addresses in detail these issues.
4. Structural Clustering Algorithm
The problem addressed in this section is: given a net of
HCs, and a PN class C, how to derive a (maximal) set of
clusters satisfying that the STG corresponding to each clus-
ter belongs to C? This section presents a greedy algorithm
for this problem.
As explained in Section 2.2, the clusters are obtained by
connecting HCs that share a channel, and the behavior of
their connection is described by the parallel composition
of the individual STGs. The class of the STG induced
by the connection depends on the selected components and
the channel, and it is not necessarily the maximal of the
two initial STG. Let us use the simple example of Fig-
ure 1 to illustrate this: it shows a connection between a
DecisionWait and a Concur. The former (later) is de-
scribed by the STG from Figure 1(a) ((b)), with its under-
lying PN belonging to the SM (MG) class. Therefore both
HCs can be described with the simplest classes (see the end
of Section 2.1). However, their parallel composition (shown
in Figure 1(c)), “jumps” to the AC class.
In the following subsections, Gi will denote an STG and
Ci a HC.
4.1. PN Class of the Parallel Composition
In order to know the class of the parallel composition of
two STGs, only a special part of the parallel composition
must be observed:
Definition 2 (Synchronization Area) Given STGs
G1 and G2, their synchronization area is denoted by
Synch(G1, G2) = ((PS , TS, FS ,m0S),ΣS ,ΛS), where:
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Figure 3. (a) G1, (b) G2, (c) G1||G2
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pre
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P preS = {(p1, p2) ∈ P|| | ∃(t1, t2) ∈
•(p1, p2),
Λ||((t1, t2)) ∈ Σ1 ∩ Σ2 × {+,−}}
P postS = {(p1, p2) ∈ P|| | ∃(t1, t2) ∈ (p1, p2)
•,
Λ||((t1, t2)) ∈ Σ1 ∩ Σ2 × {+,−}}
TS = {(t1, t2) ∈ T|| | ∃(p1, p2) ∈
•(t1, t2), (p1, p2) ∈ P
post
S
or ∃(p1, p2) ∈ (t1, t2)
•, (p1, p2) ∈ P
pre
S }
FS = {((p1, p2), (t1, t2)) ∈ F|| | (p1, p2) ∈ P
post
S , (t1, t2) ∈ TS}
∪{((t1, t2), (p1, p2)) ∈ F|| | (p1, p2) ∈ P
pre
S , (t1, t2) ∈ TS}
m0S((p1, p2)) = m0||((p1, p2))
ΣS = {σ ∈ Σ|| | ∃(t1, t2) ∈ TS,Λ||((t1, t2)) ∈ σ × {+,−}}
ΛS((t1, t2)) = Λ||((t1, t2))
Intuitively, the synchronization area contains the flow re-
lation between places with shared transitions in their presets
(postsets) and these presets (postsets). This flow relation is
focused in places with more than one outgoing arc (choice
places), which are the main responsibles for inclusion in
one of the PN classes described in Section 2.1: if a place
p in G1||G2 has a shared transition in its pre-set (post-set),
then p and •p (p•) will be in Synch(G1, G2). The syn-
chronization area of the STGs depicted in Figure 3(a)-(b)
is described with grey background on the parallel composi-
tion in Figure 3(c). Note that the output arc of the not shared
transition d is in the synchronization area, but its input arc
is not there. It is due to the existence of a shared transition
a in the preset of the output place of d, and the inexistence
of a shared transition in the postset of its input place.
When the PN classes of G1, G2 and Synch(G1, G2) are
known, the PN class of G1||G2 can be obtained using the
following propositions:
Proposition 1 Inclusion of a parallel composition in a PN
C ∈ {FC,AC}
G1, G2, Synch(G1, G2) ∈ C ⇒ G1||G2 ∈ C
Proof: See appendix A. 
Proposition 2 Exclusion of a parallel composition in a PN
class:
C ∈ {FC,AC}
(G1 /∈ C or G2 /∈ C
or Synch(G1, G2) /∈ C) ⇒ G1||G2 /∈ C
Proof: See appendix A. 
For instance, using the example of Figure 1, the synchro-
nization area shown in solid lines in (c) contains a pair of
places that violate the FC condition, but satisfy the AC prin-
ciple. Applying Proposition 1 with C = AC, the STG in
(c) is at most in the AC class. Applying Proposition 2 with
C = FC, the STG in (c) is not in the FC class, and therefore
it is an AC PN.
4.2. PN Class of the Synchronization Area
Propositions 1 and 2 point to the PN class of the syn-
chronization area as the main element to look when the
class of the parallel composition must be found. As it
has been suggested in the example of the previous section,
it is only needed to look at the choice places for realiz-
ing the PN class of the synchronization area. A choice in
Synch(G1, G2) is either originated from a choice in G1 or
G2, or it arises in the parallel composition by a sharing of a
transition. Hence the PN class of Synch(G1, G2) depend-
ing on the origin of its choices has been studied.
Table 1 summarizes, for several situations of shared tran-
sitions and their presets in G1 and G2, the resulting struc-
ture and its the corresponding PN class in Synch(G1, G2).
The first two columns show if G1 (G2) has a choice in
the preset of the shared transitions and/or whether it has
more than one copy of the shared transition. Column
Synch(G1, G2) shows the corresponding structure in the
synchronization area, and the PN class for this portion. The
table shows typical situations of sharing when the STGs
represent handshake components2.
For example, the second row characterizes the following
situation: G2 has a choice in the preset of the shared transi-
tion a, G1 does not have a choice in the preset of a, and G1
and G2 have only one copy of a. Then the parallel compo-
sition of G1 and G2 will contain the PN structure shown in
the third column, which belongs the AC class, and it does
not belong to the FC class.
It is important to realize that using Table 1, one may in-
fer the PN class of the synchronization area without actu-
ally building the parallel composition. This can be done by
2PN stands for the class of general Petri nets.
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looking individually to all the transition sharing situations
and obtain the more general class that includes all them.
4.3. PN Class of HCs Connection
Table 1, together with the knowledge of the PN classes
of STG(C1) and STG(C2) are enough for determining a
priori the class of STG(Conn(C1, C2)). Depending on the
ports connecting the two HCs, different outcomes can arise.
The port structure, for some Balsa HCs is shown in Table 2.
For instance the Concur HC has one passive port (A) and
several active ports (B).
Table 3 enumerates the PN class that arises when con-
necting some Balsa HCs on particular ports. In each case,
the HC is described together with a partition on its ports.
Cells filled with − denote forbidden connections. For in-
stance, looking at the row for the Synch HC, it states that
a Synch can be connected through its passive ports to the
active ports of a DecisionWait and the resulting connec-
tion induces a FC PN. However, if the connection is done
instead through the active ports of the Synch and the pas-
sive ports of the DecisionWait, the resulting connection
induces an AC PN.
DecisionWait Call Synch Sequence
Concur, Fork
C B A B A B A B A
Sequence A FC − − AC, FC − FC − FC −
Concur, Fork B − AC, FC AC, FC − AC, FC − FC −
Synch A FC − − AC, FC − FC −
B − AC, FC AC, FC − AC, FC −
Call A AC, FC − − AC, FC −
B − AC, FC PN, AC −
DecisionWait
A AC, FC − −
B AC, FC −
C −
Table 3. PN Subclass of HCs Connection
Let us go back to the example of Figure 1 to illustrate
how Table 3 has been filled, by applying the knowledge
in Table 1. In the figure, a connection between a 3-ports
Concur and a 5-portsDecisionWait is considered. Look-
ing at the shared events (events corresponding to the signals
req 20 and ack 20), all them fall into the two following
situations: 1) events req 20−, ack 20+ and ack 20− cor-
respond to the situation described in the first row of Table 1
and therefore induce a FC PN, and 2) event req 20+ cor-
responds to the situation described in the second row of Ta-
ble 1, hence inducing a AC PN. Taking the more general
class of the two situations, the cell in Table 3 for the combi-
nation considered contains AC,FC .
4.4. Iterative Clustering Algorithm
In this section we describe an algorithm to iteratively
grow clusters of HCs under structural conditions. Each
cluster obtained is guaranteed to be in a certain PN class.
To bound the class of the STG corresponding to each clus-
ter is crucial for the use of structural methods, given the
limitations of such approaches regarding the structure of the
nets. Informally, the algorithm searches for HCs that can be
clustered, using function cluster and replaces the set of HCs
assigned to a cluster by the new HC created that represents
the whole cluster which has been optimized. This process is
iterated until no more cluster can be created. Let us describe
informally the main functions involved in the clustering al-
gorithm.
Function cluster searches control HCs in the HC graph
that can be initially considered for growing a cluster. Only
control HCs with corresponding STG within the PN class C
are considered. When a control HC satisfying the require-
ments is found, the recursive function expand is invoked to
grow the cluster from the HC component.
function cluster ( g : graph ; C : integer )
return cl : set of vertexs
for each v ∈ vertexs(g)
if is control(v)
and PN class(v) ≤ C then
add(cl, v)
expand(cl, C)
return cl
return empty set()
Function expand adds HCs to a possible cluster (cl)
preserving the PN class C of its STG. It searches for
a control HC (n) which is connected to cl and whose
STG belongs to C. If it finds one, it also checks if
Synch(STG(cl), STG(n)) belongs to C. To do so, it uses
function synch area PN class. If the function returns true,
the preservation of C is ensured due to Propositions 1 and 2.
function expand ( cl : set of vertexs ; C : integer )
for each v ∈ cl
for each n ∈ neighboors(v)
if n /∈ cl
and is control(n)
and PN class(n) ≤ C
and synch area PN class(cl, n) ≤ C then
add(cl, n)
expand(cl, C)
return
Function synch area PN class returns the PN class C
of Synch(STG(cl), STG(n)), where cl is a possible
cluster and n is a HC. The function obtains, for each
HC (nn) connected to n and in cl, the PN class of
Synch(STG(n), STG(nn)) using Table 3.
function synch area PN class
( cl : set of vertexs ; n : vertex )
return C : integer
C := FC
for each nn ∈ neighboors(n)
if nn ∈ cl then
C := max(C, connection PN class(n, nn)
return C
In general, the clusters obtained might not be maximal
with respect to HC count, but we found that this greedy
strategy is fast and effective into finding a good solution
in practice. The approach guides the selection of HCs to be
added to a cluster depending on its restrictions imposed by
Table 3, i.e. the less restrictive HCs are selected first and
afterwards the remaining HCs are added if possible. The
following section illustrates how the algorithm applies the
clustering strategy in a real example.
5. A complete example
A Balsa example is optimized to illustrate how the struc-
tural clustering algorithm works. This example has been
selected due to the contrast between its FC and AC clus-
tering. Moreover, its recursive specification allows us to
analyze the implementation improvement depending on its
size.
5.1. Example clustering
The specification of a Stack with capacity 3 is translated
into HC net using Balsa. Figure 5 shows this net, where
HCs clustered by the algorithm have grey background (light
or dark grey, depending on the class used for the clustering).
In FC mode, HCs with light grey background are added
into cluster, while the dark grey HCs will belong to another
clusters. However, in AC mode, HCs in both light and dark
grey are inserted into only one cluster.
Let us explain the clustering for the FC mode. HCs
without FC violations on its connections are Sequences,
Concurs and Synchs (see table 3). Numbers in the nodes
of Figure 5 represent a possible order in which nodes are
visited in FC mode, assuming that the Sequence HC la-
beled 1 is the first node added to the cluster. The explo-
ration is done by expanding the cluster with nodes that im-
pose less restrictions. For instance, the second node visited,
a DecisionWait, is not added initially because of this (al-
though its connection with node 1 is FC, a DecisionWait
is not one of the nodes without FC violations on any of
its connections). Later on, when no more Sequences,
Concurs and Synchs can be added to the cluster, the
DecisionWait refereed before is again considered for in-
clusion (order 11) but then because of the previous inclusion
of the Concur visited with order 4, it can not be added.
A different situation happens with the DecisionWait on
the top of the figure: it is the sixth node visited and is also
ruled out initially, but at the end, when no more Sequences,
Concurs and Synchs can be added, it is inserted into the
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Figure 5. Stack Example
cluster because its connection with the already included
nodes does not violate the FC conditions.
If the capacity of the Stack grows, the HC set indicated
with discontinuous lines in Figure 5 is repeated, due to its
recursive specification. Then, in the FC mode, a main clus-
ter (of Sequences,Concurs and Synchs) and several satel-
lite clusters (of one Sequence and one DecisionWait) are
obtained.
5.2. Example results
The Stack example has been implemented and simu-
lated for different capacities (4, 8, 12) and clustering modes
(FC and AC). The area reduction and the performace im-
provement of the optimized clusters are presented in Fig-
ure 4. The Y-axis shows the percentage of reduction (im-
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provement) and the X-axis the capacity of the Stack. The
diverse line styles indicate the usage of the FC orAC mode
and the results for the cluster or the system. The reduc-
tion in area is greater than 35% for the clusters and greater
than 15% in the system. The performance improvement of
the optimized clusters is nearly 20% for the FC mode and
around 45% for the AC mode. This improvement for the
system grows with the capacity, but in the AC mode this
tendency is more significant than in FC mode. The time
spent in logic synthesis grows with the capacity, but in the
AC mode this increase is also more accelerated than in the
FC mode.
6. Experimental Results
The theory described in this paper has been implemented
into a back-end tool to support the logic synthesis of clus-
tered handshake components. The tool can be used in dif-
ferent scenarios: a blind use would be to let the tool decide
the clusters, by means of limiting the CPU time allowed for
synthesis. For instance, the synthesis of FC nets leads to
short CPU times in practice. The tool can also be forced to
cluster a specific Petri net class, as shown in the algorithm
in previous section. This later use is the one used in the ex-
periments. Once a cluster is selected for optimization, the
steps described in Section 3 are performed. We have used
some of the Balsa examples provided with the tool: Arb-
Tree, PopCount, Shifter and Stack.
6.1 Area results
For each example, we present two types of results. First,
we show the area reduction in the clusters, and second we
provide the impact of this improvement with respect to the
overall system. For that purpose we estimate the area of a
cluster by counting the area of its gates. The area of a gate
g can be modeled with the following equation:
area(g) = λa(1 + log(fanin(g))
where λa represents the area of an inverter. This model
gives an estimation of the complexity of an implementation
depending on the number of gates it contains. The gates
in this model are weighted by their fanin. Figure 6 shows
the results in area. The Y-axis shows the percentage of re-
duction with respect to the clusters without optimization
(continuous boxes) and the overall system3 (discontinuous
lines). X-axis shows the results for each benchmark used.
Notice that for some examples, two results are presented,
one for each Petri net class considered. In general, the sig-
nificance in area reduction within the clusters (up to 40% in
Stack(AC)) implies a significant area reduction within the
system (up to 20% in Stack(AC)).
6.2 Performance results
Performance estimation has been done by adapting the
Balsa simulator. As it was done for area results, we present
the improvement in performance within the clusters and the
influence of this improvement with respect to the overall
system. The delay model used for a gate g is equal to
the area model but with a different constant factor. With
this delay model, three simulation times are found for each
example: the elapsed time for the system (1) without op-
timization, (2) with optimized clusters and (3) with zero-
delay clusters. The value (1) − (3) represents the delay of
the clusters without optimization, whereas (2) − (3) is the
delay of the optimized clusters. Figure 6 also shows the re-
sults in performance, where continuous boxes represent the
performance improvement for the clusters and discontinu-
ous lines represent the consequence of this improvement in
the overall system.
The results on performance are not as uniform as in area.
Excluding the first two examples (ArbTree and PopCount),
the remaining examples can be optimized, but in general
this improvement has a limited impact in the overall sys-
tem, due to Amdahl’s law [1]. For instance, for the Shifter
example, the maximal improvement that could be achieved
3The area estimation provided by Balsa has been adapted to the model
of this paper, in order to measure the area of non-clustered components.
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(the one obtained by using the zero-delay cluster) is less
than 5%.
For the examples where the delay was degraded or main-
tained in the clusters (notice that also due to Amdahl’s law
this degradation was not transferred to the system), the sig-
nal insertion method could not find an appropriate way to
insert state signals in a way that performance could be im-
proved. See below for an explanation on this.
6.3 Discussion
The experimental results, specially in performance,
could be improved by extending the theory presented in this
paper into several dimensions: first, the set of HC consid-
ered for clustering (the ones in Table 2) can be extended
to allow the clustering of more HCs. Second, complex
HCs representing program modules has not been consid-
ered and its optimization could lead to significant improve-
ments. This happens in the ArbTree example, where the
potentially clusterizable HCs represent only a portion of
the overall system. Third, the concurrent signal insertions
to optimize performance in [7] may have an area penalty
that induces significant delay overhead in some of the gates.
This delays sometimes can not be compensated with the in-
crease of the concurrency obtained.
7. Conclusions
A clustering technique to optimize the synthesis of HDL
specifications has been presented in this paper. By us-
ing knowledge on the components of the HC network, the
search can be guided to derive clusters for which the logic
synthesis methods can be safely applied in practice. The un-
derlying formalism used to represent a cluster is Petri nets,
and the growing of a cluster can be controlled by using Petri
net structural conditions. The approach has been imple-
mented and integrated into the Balsa synthesis flow, and the
preliminary experimental results obtained show significant
improvements in area and, if the extensions suggested in
this paper are incorporated, promising performance gains.
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A. Enclosure Properties of
Parallel Composition
In order to demonstrate the enclosure properties of the
parallel composition, special parts of it will be used:
Definition 3 (Area Not Synchronized) Given STGs G1
and G2, the area not synchonized of G1 when it is
composed whith G2 is denoted by NotSynch(G1) =
((PNS1, TNS1, FNS1,m0NS1),ΣNS1,ΛNS1), where:
PNS1 = P
pre
NS1 ∪ P
post
NS1
P preNS1 = {(p1, p2) ∈ P|| | p1 ∈ P1,∀(t1, t2) ∈
•(p1, p2),
Λ||((t1, t2)) /∈ Σ1 ∩ Σ2 × {+,−}}
P postNS1 = {(p1, p2) ∈ P|| | p1 ∈ P1,∀(t1, t2) ∈ (p1, p2)
•,
Λ||((t1, t2)) /∈ Σ1 ∩ Σ2 × {+,−}}
TNS1 = {(t1, t2) ∈ T|| | ∃(p1, p2) ∈
•(t1, t2), (p1, p2) ∈ P
post
NS1
or ∃(p1, p2) ∈ (t1, t2)
•, (p1, p2) ∈ P
pre
NS1}
FNS1 = {((p1, p2), (t1, t2)) ∈ F|| | (p1, p2) ∈ P
post
NS1 ,
(t1, t2) ∈ TNS1}
∪{((t1, t2), (p1, p2)) ∈ F|| | (p1, p2) ∈ P
pre
NS1,
(t1, t2) ∈ TNS1}
m0NS1((p1, p2)) = m0||((p1, p2))
ΣNS1 = {σ ∈ Σ|| | ∃(t1, t2) ∈ TNS1,Λ||((t1, t2)) ∈ σ × {+,−}}
ΛNS1((t1, t2)) = Λ||((t1, t2))
Intuitively, NotSynch(G1) contains the flow relation
between its places without shared transitions in their pre-
sets (postsets) and these presets (postsets).
Proposition 3 Parallel composition areas:
G1||G2 = NotSynch(G1)
∪Synch(G1, G2)
∪NotSynch(G2),
where the operator ∪ among STGs denotes the union of
their sets.
Proof: It follows from the definitions of parallel composi-
tion (1), synchronization area (2), area not synchronized (3)
and union of STGs. 
Intuitively, P|| is partitioned into P preNS1, P
pre
S and P
pre
NS2
(P postNS1, P postS and P postNS2) according to the existence of a
shared transition in their presets (postsets). Given (p1, p2),
if (p1, p2) ∈ P preA ((p1, p2) ∈ P postA ), where A ∈
{NS1, S,NS2}, then •(p1, p2) ⊆ TA ((p1, p2)• ⊆ TA)
and •(p1, p2)× {(p1, p2)} ⊆ FA ({(p1, p2)} × (p1, p2)• ⊆
FA). Therefore, F|| is partitioned into FNS1, FS and FNS2.
Proof of Proposition 1: Suppose G1, G2 and
Synch(G1, G2) are in C and G1||G2 is not in C.
Using Proposition 3, NotSynch(G1) ∪ Synch(G1, G2) ∪
NotSynch(G2) is not in C. Thus, there exists (p1, p2) and
(p′
1
, p′
2
) in P postNS1 ∪ P
post
S ∪ P
post
NS2 such that they violate C.
Given (p′′
1
, p′′
2
), if (p′′
1
, p′′
2
) ∈ P postNSi , where 1 ≤ i ≤ 2,
then for each (t′′
1
, t′′
2
) ∈ TNSi : ((p′′1 , p
′′
2
), (t′′
1
, t′′
2
)) ∈ FNSi
implies (p′′i , t′′i ) ∈ Fi. If (p′′1 , p′′2) ∈ P
post
S and p′′i ∈ Pi then
for each (t′′
1
, t′′
2
) ∈ TS : ((p
′′
1
, p′′
2
), (t′′
1
, t′′
2
)) ∈ FS implies
(p′′i , t
′′
i ) ∈ Fi.
If (p1, p2), (p′1, p′2) ∈ P
post
NS1, since their flow relations
are preserved, then there exists p1, p′1 ∈ P1 such that they
violateC, a contradiction. It is similar if (p1, p2), (p′1, p′2) ∈
P postS or (p1, p2), (p
′
1
, p′
2
) ∈ P postNS2.
If (p1, p2) ∈ P postNS1 and (p′1, p′2) ∈ P
post
S , as (p1, p2)
• ∩
(p′
1
, p′
2
)• 6= ∅, then p′
1
∈ P1. Since their flow relations
are also preserved, there exists p1, p′1 ∈ P1 such that they
violate C, a contradiction. It is similar if (p1, p2) ∈ P postNS2
and (p′
1
, p′
2
) ∈ P postS .
If (p1, p2) ∈ P postNS1 and (p′1, p′2) ∈ P
post
NS2, as (p1, p2)
•
and (p′
1
, p′
2
)• do not contain any shared transition, then
(p1, p2)
• ∩ (p′
1
, p′
2
)• = ∅, a contradiction.
Proof of Proposition 2: Suppose G1, G2 or
Synch(G1, G2) is not in C and G1||G2 is in C. Us-
ing proposition 3, NotSynch(G1) ∪ Synch(G1, G2) ∪
NotSynch(G2) is in C. Thus, there is not (p1, p2) and
(p′
1
, p′
2
) in G∪ such that (p1, p2) and (p′1, p′2) violate C.
The parallel composition only performs the Cartesian
product of shared transitions. Therefore, if there is not
(p1, p2) and (p′1, p′2) violating C in NotSynch(G1) ∪
Synch(G1, G2) (Synch(G1, G2) ∪ NotSynch(G2)) then
there is not (p1, p2) and (p′1, p′2) violating C in G1 (G2).
